Compute Express Link: The Breakthrough CPU-to-Device Interconnect

Industry Events

SDC logo.PNG

September 22 - 23, 2020

Presentations

Understanding Compute Express Link: A Cache-coherent Interconnect

  • Speaker: Debendra Das Sharma, CXL™ Consortium Technical Task Force Co-Chair and Intel Fellow; Director of I/O Technology and Standards Group, Intel Corporation

CXL 1.1 Protocol Extensions: Review of the cache and memory protocols in CXL

  • Speaker: Rob Blankenship, Principal Engineer, Intel Corporation

Location

Virtual

Storage Developers Conference

FMS_logo_vertical_forwhiteBG.png

November 10 - 12, 2020 

Presentation 

The New Face of High-Speed Interfaces 

Speakers:

  • Kurt Lender, CXL™ Consortium Marketing Work Group Co-chair, Ecosystem Enabling Manager, Intel Corporation

  • Siamak Tavallaei, CXL™ Consortium Technical Task Force Co-Chair and Principal Architect, Microsoft Azure

 

Panel Presentation

What Users Need to Know about New High-Speed Interfaces

Location

Virtual

ArmDevSummit_Logo.PNG

October 6, 2020 at 10:10 AM - 10:40 AM PT

Presentation

Network, DC & HPC SoC Development With Scalable Interconnects and CXL 

Speaker

David Koenen, Sr. Product Manager, Arm Inc

Location

Virtual

November 9 - 19, 2020 

Panel Presentation

Compute Express Link™ (CXL™) and Gen-Z Protocols: Bridging the Gap Between CPU and Memory

Location

Virtual

© Copyright 2020 CXL Consortium. All rights reserved.